linux系统下ncverilog的详细命令

发布时间:2021-06-07

ncverilog: 08.10-p002: (c) Copyright 1995-2008 Cadence Design Systems, Inc.

Usage:

ncverilog [options] files

File languages: Verilog, SystemVerilog, VHDL, e, System-C, C, C++

In addition to the dash options all ncverilog plus options can be used.

Options shown below in lowercase can also be entered in uppercase.

For example, both -top and -TOP are valid.

If you need more information about an option listed below, use the search

facility in the online help system. In the "Search for" text box,

enter the name of the option, including the dash (-profile, for example).

+access<+/-rwc> Turn on read, write and/or connectivity access

+allow_unused_properties Allow simulator to enable all properties

-allowredefinition Allow mutiple files to define the same object

+amsconnrules+<cellname> specify connect rules to use

+amsmatlab Dynamically link vpi code for AMS/Matlab

-amsmt_enable to enable AMS multithread capability

-amsmt_nthreads <arg> number of threads for AMS multithreading.

-amsvhdl_ext <ext> Override extensions for VHDL AMS sources

+append_key Append keystrokes to existing key file

-arr_access Allow tf_nodeinfo access to Verilog arrays

-asext <ext> Add extensions to assembly sources

+assert Enable PSL language features

+assert_count_traces Use trace-based counting for assertions

+assert_sc Enable PSL language features

+assert_vhdl Enable PSL language features

+assert_vlog Enable PSL language features

-bb_celldefine Blackbox all verilog modules within `celldefine

-bb_nonsynth Blackbox unsynthesizable modules in halsynth

-bb_unbound_comp Ignore unbounded component for synthesis checks -bb_vital Blackbox design-units containing VITAL constructs -c Parse and elaborate, do NOT simulate

-catcxx Positional option used to combine C++ sources -catcxxsize <size> Sets the CATCXX partition size for large groups

-categories List the categories and their descriptions

-ccext <ext> Add extensions to C sources

-check <arg> Specify checks and categories of checks

+checkargs Check command-line arguments for validity

-clean Deletes previous INCA_libs directory if is exists -comb_depth Enable Logic Depth calculation

+compile Parse only, do NOT elaborate

+controlassert+<arg> Specifies a file containing assertion controls

-cpost Compile C files after elaboration

linux系统下ncverilog的详细命令.doc 将本文的Word文档下载到电脑

精彩图片

热门精选

大家正在看

× 游客快捷下载通道(下载后可以自由复制和排版)

限时特价:7 元/份 原价:20元

支付方式:

开通VIP包月会员 特价:29元/月

注:下载文档有可能“只有目录或者内容不全”等情况,请下载之前注意辨别,如果您已付费且无法下载或内容有问题,请联系我们协助你处理。
微信:fanwen365 QQ:370150219