Abstract. The RAMpage hierarchy moves main memory up a level to replace the lowest-level cache by an equivalent-sized SRAM main memory, with a TLB caching page translations for that main memory. This paper illustrates how more aggressive components higher

14.B.JacobandT.Mudge.Software-managedaddresstranslation.InProc.ThirdInt.

Symp.onHigh-PerformanceComputerArchitecture,pages156–167,SanAntonio,TX,February1997.

15.BruceL.JacobandTrevorN.Mudge.Alookatseveralmemorymanagement

units,TLB-re llmechanisms,andpagetableorganizations.InProc.8thInt.Conf.onArchitecturalSupportforProgrammingLanguagesandOperatingSys-tems(ASPLOS-VIII),pages295–306,SanJose,CA,1998.

16.E.E.Johnson.Gra puterArchitectureNews,23(4):7–

8,September1995.

17.NormanP.Jouppi.Cachewritepoliciesandperformance.InProc.20thannual

Int.Symp.onComputerArchitecture,pages191–201,SanDiego,CA,1993.

18.Jang-SooLee,Won-KeeHong,andShin-DugKim.Designandevaluationofa

selectivecompressedmemorysystem.InProc.IEEEInt.Conf.onComputerDesign,pages184–191,Austin,TX,10–13October1999.

19.J.L.Lo,J.S.Emer,H.M.Levy,R.L.Stamm,andD.M.Tullsen.Convertingthread-

levelparallelismtoinstruction-levelparallelismviasimultaneousmultithreading.ACMTrans.onComputerSystems,15(3):322–354,August1997.

puterArchitectureNews,

24(5):23–30,December1996.

21.P.Machanick.ScalabilityoftheRAMpagememoryhierarchy.SouthAfrican

ComputerJournal,(25):68–73,August2000.

22.P.Machanick,P.Salverda,andL.Pompe.Hardware-softwaretrade-o sinaDirect

RambusimplementationoftheRAMpagememoryhierarchy.InProc.8thInt.Conf.onArchitecturalSupportforProgrammingLanguagesandOperatingSystems(ASPLOS-VIII),pages105–114,SanJose,CA,October1998.

23.PhilipMachanick.AnObject-OrientedLibraryforShared-MemoryParallelSimu-

lations.PhDThesis,Dept.ofComputerScience,UniversityofCapeTown,1996.

24.PhilipMachanick.WhatifDRAMisaslowperipheral?ComputerArchitecture

News,30(6):16–19December2002.

25.T.C.Mowry,m,andA.Gupta.Designandevaluationofacompileral-

gorithmforprefetching.InProc.5thInt.Conf.onArchitecturalSupportforPro-grammingLanguagesandOperatingSystems,pages62–73,September1992.

26.M.Rosenblum,S.A.Herrod,E.Witchel,pletecomputersys-

temsimulation:TheSimOSapproach.IEEEParallelandDistributedTechnology,3(4):34–43,Winter1995.

27.AshleySaulsbury,FongPong,andAndreasNowatzyk.Missingthememorywall:

thecaseforprocessor/memoryintegration.InProc.23rdannualInt.Symp.onComputerarchitecture,pages90–101,Philadelphia,PA,1996.

28.EricSprangleandDougCarmean.Increasingprocessorperformancebyimplement-

ingdeeperpipelines.InProc.29thAnnualInt.Symp.onComputerarchitecture,pages25–34,Anchorage,Alaska,2002.

29.J.M.Tendler,J.S.Dodson,Jr.J.S.Fields,H.Le,andB.Sinharoy.POWER4

systemmicroarchitecture.IBMJ.ResearchandDevelopment,46(1):5–25,2002.

30.W.A.WulfandS.A.McKee.Hittingthememorywall:Implicationsoftheobvious.

ComputerArchitectureNews,23(1):20–24,March1995.

Acknowledgements

FinancialsupportforthisworkhasbeenreceivedfromUniversitiesofQueens-landandWitwatersrand,andSouthAfricanNationalResearchFoundation.Wewouldliketothanktherefereesforhelpfulsuggestions.