GS8640V32T-250中文资料(7)
发布时间:2021-06-05
发布时间:2021-06-05
GS8640V18/32/36T-300/250/200/167
Mode Pin Functions
Mode Name
Burst Order ControlOutput Register ControlPower Down Control
Pin Name
LBOFTZZ
State
LHLH or NCL or NCH
Function
Linear BurstInterleaved BurstFlow ThroughPipelineActiveStandby, IDD = ISB
Note:
There is a pull-up device on the FT pin and a pull-down device on the ZZ pin, so those input pins can be unconnected and the chip will operate in the default states as specified in the above tables.Burst Counter Sequences
Linear Burst Sequence
A[1:0]A[1:0]A[1:0]A[1:0]
1st address2nd address3rd address4th address
00011011
01101100
10110001
11000110
Interleaved Burst Sequence
A[1:0]A[1:0]A[1:0]A[1:0]
1st address2nd address3rd address4th address
00011011
01001110
10110001
11100100
Note:
The burst counter wraps to initial state on the 5th clock.Note:
The burst counter wraps to initial state on the 5th clock.
BPR 1999.05.18
上一篇:20120615 深圳市香港卫视文化创意产业园项目建议
下一篇:数据库实验报告