Fault Sensitivity Analysis and Reliability Enhancement of An(13)

时间:2025-03-10

Abstract — Reliability of systems used in space, avionic and biomedical applications is highly critical. Such systems consist of an analog front-end to collect data, an Analog-to-Digital Converter (ADC) to convert the collected data to digital form and a

0.070.060.050.040.030.020.010

"1pc""2pc""4pc""6pc""8pc"

V.CONCLUSIONS

AgenericmethodologyforthereliabilityenhancementofADCshasbeenpresented.Faultsensitivityanalysisfollowedbycircuitredesignwasidenti edasthefaulttolerancestrategytobeapplied.Theuseofnodeweights,speci ctoα-particletransients,wasproposedtoincreasetheaccuracyofthesensi-tivityanalysis.Twometrics,namelythePOFandAREwhichcharacterizethesensitivityofablock,werepresented.Thefol-lowingstepshavebeenidenti edforα-particleinducedfaultsensitivityanalysis:

(i)Calculateweightsofthenodes.

(ii)Performtransientfaultsimulationsonallnodes.

(iii)Useequation(6)or(8)tocalculatethesensitivityofthe

constituentblocks.

Thismethodologywasusedto rstidentifycriticalblocksintheFI,SA, ashand -ΣADCsandthenincreasetheirrelia-bilitybycircuitredesign.Severalredesigntechniqueswerepre-sentedincludingtheselectionofmorerobustimplementations,addingredundancy,patterndetectionandtransistorsizing,us-ingwhich,sensitivitygainsofasmuchas89%,65.8%,67.8%and60%,respectively,wereobserved.EachoftheproposedcircuitredesigntechniquescanbeusedforotherADCs.Forexample,theSHAandcomparatoraresomeofthemostubiq-uitousblocksinADCsandnumerouscircuitimplementationshavebeenproposed.Thus,severalalternativerobustimplemen-tationsofthesecanbeevaluatedformostADCs.Theproposedredundancytechniquewillbeusefulincircuitswherethenodevoltageshavetobeheldtoaconstantvalueforasubstantialamountoftime(likeinthe -Σmodulator).PatterndetectioncanbeusedinADCswherethesignallinesattheboundarybetweentheanaloganddigitalblocksarelimitedtocertainpat-terns(likethe ashandFIADCs).Lastly,transistorsizingwasfoundtobebene cialforbothdigitalandanalogcircuitsundercertaincircumstances.

VI.FUTUREWORK

ADCarchitectureslikethepipelined,multi-stepandintegrat-ingADCscanbesimilarlyanalyzedfortheirsensitivitiestoα-particletransients.Itisalsonecessarytostudytheimpactofparametricvariationsinmixed-signalcircuitsonthesensitiv-itytoα-particletransients.Currently,thisworkassumesthatthecircuitundertestisproperlycenteredintheprocessenve-lope.Initialsimulationsbyvaryingthewidthandthethresh-oldvoltageofthetransistorsinacomparatorhaveshownthatsometimesan“uncentered”designcanhavealowerratherthanhighersensitivitytoα-particletransients.Inmostofthecaseshowever,thevariationwassmallforthetypeofparametricvari-ationsconsidered.Allinall,thereisaneedtostudythesen-sitivityofsocalled“uncentered”designstoα-particleinducedtransients.Finally,thisworkcanbeextendedforothertypesoftransientfaultsbydevelopingappropriatemodelsforthecandi-datefaults.

REFERENCES

[1]H.BallandF.Hardy,“Effectsanddetectionofintermittentfailuresin

digitalsystems,”inProc.ofFJCC,AFIPSConf.,Vol.351969,pp.329–335.

Average Relative Error

12

Sizing Factor

3456

Fig.38.AnalogBlockAREvariationwithsizingandinjectionlevels,p=3,q=14,r=4

0.160.140.120.1

"1pc""2pc""4pc""6pc""8pc"

POF

0.080.060.040.02

12

Sizing Factor

3456

Fig.39.AnalogBlockPOFvariationwithsizingandinjectionlevels,p=3,q=14,r=4

tivenodesprovedbene cialwhileforhigherinjectionlevels(≥2pC)resizingtheleastsensitivemnodesinthesortedlistofnprovedbene cial.Theselectivenodeselectionstrategyprovidessensitivitygainswithminimumareaoverheadamongthetwostrategiesconsidered.Thisisanexampleofastrategyforeffectivenodeselectionforreliabilityenhancement.

2)AnalogCircuits:Thistechniquewasimplementedforthecomparatorswhichwereidenti edasthecriticalblocksinthe4-bitFlashADC.Figure38showsthatanimprovementofaround50%inAREcanbeachievedbysizingforinjectionlev-elsboundedby1pC.However,theAREincreaseswithsizingforinjectionlevelsabove4pC.AninterestingpointtonotehereisthatthePOFmetric(seeFigure39)indicatesthatthesensitivitydoesnotchangebymuchforasizingfactorof2foraninjectionboundedby1pC.Thisimpliesthatthenum-berofinjectedfaultstranslatingtoerrorsstillremainsaboutthesamebutthemagnitudeoferrorduetoeachofthosefaultshasreduced,thusresultinginanoverallreductionof50%intheARE(seeFigure38).Furtherreductioninsensitivityforahighersizingratioissmallerbecauseincreasingthewidthofthetransistorinananalogcircuitentailsincreasingitslengthalso,sincetheW/Lratiosmustbemaintained.Thisimpliesthattheresistanceposedbythetransistorwillnotchange,butthecapacitanceseenbythenodewillincrease,thuscausingareductioninthesensitivityinsomecasesasshowninFigure38.

Therefore,sensitivitygainscanbeattainedforlowerinjec-tionlevels(≤2pC)butastheinjectionlevelboundincreasesthistechniquedoesnotprovebene cial.

…… 此处隐藏:2602字,全部文档内容请下载后查看。喜欢就下载吧 ……
Fault Sensitivity Analysis and Reliability Enhancement of An(13).doc 将本文的Word文档下载到电脑

精彩图片

热门精选

大家正在看

× 游客快捷下载通道(下载后可以自由复制和排版)

限时特价:7 元/份 原价:20元

支付方式:

开通VIP包月会员 特价:29元/月

注:下载文档有可能“只有目录或者内容不全”等情况,请下载之前注意辨别,如果您已付费且无法下载或内容有问题,请联系我们协助你处理。
微信:fanwen365 QQ:370150219