SAE-J1708v002汽车总线
时间：2025-06-27
SAE-J1708v002汽车总线
SAE Technical Standards Board Rules provide that: “This report is published by SAE to advance the state of technical and engineering sciences. The use of this report is entirely voluntary, and its applicability and suitability for any particular use, including any patent infringement arising therefrom, is the sole responsibility of the user.” SAE reviews each technical report at least every five years at which time it may be reaffirmed, revised, or cancelled. SAE invites your written comments and suggestions. Copyright © 2004 SAE International
All rights reserved. No part of this publication may be reproduced, stored in a retrieval system or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, or otherwise, without the prior written permission of SAE.
SAE-J1708v002汽车总线
3 Definitions...............................................................................................................................4
3.1 Bus Access Time...................................................................................................................4
3.2 Baud.......................................................................................................................................4
3.3 Bit Time................................................................................................................................. 4
3.4 Character.............................................................................................................................. 4
3.5 Character Time......................................................................................................................4
3.6 Contention..............................................................................................................................4
3.7 Differential Signal...................................................................................................................4
3.8 Idle State............................................................................................................................... 4
3.9 Idle Line..................................................................................................................................5
3.10 Message Priority....................................................................................................................5
3.11 Node.......................................................................................................................................5
3.12 Start Bit...................................................................................................................................5
3.13 Stop Bit...................................................................................................................................5
4 Electrical Parameters.............................................................................................................5
4.1 Logic State.............................................................................................................................5
4.2 Bus State................................................................................................................................5
4.2.1 Logic High State.....................................................................................................................6
4.2.2 Logic Low State......................................................................................................................6
4.3 Network Capacity...................................................................................................................6
4.4 Bus Termination.....................................................................................................................6
4.5 Ground...................................................................................................................................6
4.6 Wire........................................................................................................................................6
4.7 Length....................................................................................................................................6
5 Network Parameters..............................................................................................................6
5.1 Network Topology..................................................................................................................6
5.2 Network Access.....................................................................................................................7
5.2.1 Idle Line – Bus Synchronization by a Receiver.....................................................................7
5.2.2 Bus Access............................................................................................................................8
5.2.3 Bus Contention.....................................................................................................................10
6 Protocol................................................................................................................................10
6.1 Bit Time................................................................................................................................10
6.2 Character Format.................................................................................................................10
6.3 Message Format..................................................................................................................10
6.3.1 Message Content............................................................................................. …… 此处隐藏：30837字，全部文档内容请下载后查看。喜欢就下载吧 ……
SAE-J1708v002汽车总线.doc
将本文的Word文档下载到电脑
