AT24C164-10PU-2.7中文资料(3)
发布时间:2021-06-06
发布时间:2021-06-06
元器件交易网
AT24C164
Pin Description
SERIAL CLOCK (SCL): The SCL input is used to positive edge clock data into eachEEPROM device and negative edge clock data out of each device.
SERIAL DATA (SDA): The SDA pin is bidirectional for serial data transfer. This pin isopen-drain driven and may be wire-ORed with any number of other open-drain or opencollector devices.
DEVICE SELECT (A2, A1, A0): The A2, A1 and A0 pins are device address inputs thatmay be hardwired or actively driven to VDD or VSS. These inputs allow the selection forone of eight possible devices sharing a common bus. The AT24C164 can be madecompatible with the AT24C16 by tying A2, A1 and A0 to VSS. Device addressing is dis-cussed in detail in the device addressing section.
WRITE PROTECT (WP): The write protect input, when tied low to GND, allows normalwrite operations. When WP is tied to VCC, all write operations are inhibited.
Memory Organization
The AT24C164 is internally organized with 256 pages of 8 bytes each. Random wordaddressing requires an 11 bit data word address.
3
0105J–SEEPR–12/06
上一篇:党的十八大专题学习辅导
下一篇:过程质量提升新闻稿